



A high-resolution FPGA-based frequency counter for metrology applications with automatic Nyquist zone detection

Mattias Misera, Michael Kazda, Erik Benkler, Uwe Sterr

Physikalisch-Technische Bundesanstalt (PTB), Braunschweig, Germany, E-Mail: Mattias.Misera@ptb.de

Frequency counters are generally used to determine the frequency of a periodic electronic signal. Simply counting the number of zero crossings of the signal within a certain period of time by far does not provide the resolution that is typically required in frequency metrology. Thus, sophisticated interpolation methods were developed to increase the resolution [1]. These measurements can be carried out directly on analog signals. However, it is more advantageous to digitize the signal and carry out the analysis in the digital domain. In this case, efficient filtering and interpolation algorithms can be implemented to obtain correct frequency information even from noisy signals.

When analyzing digital signals, it must always be considered that the signal can be distorted by aliasing through the AD conversion if its frequency exceeds the Nyquist frequency. We have developed a novel method with which we can determine unambiguously the frequency of undersampled signals beyond the Nyquist frequency. In this method, the ADC sampling frequency is changed dynamically, and the resulting frequency shift is measured. The Nyquist zone is automatically determined from the ratio of these two frequency shifts. Additionally, choosing a suitable sampling frequency circumvents frequency gaps near integer multiples of the Nyquist frequency.

We use the Red Pitaya STEMLab platform 125-14 [4] which can be found in many applications in the field of time and frequency metrology. For this platform, the properties of the AD converters are well characterized [5]. For automatic Nyquist detection, the Red Pitaya hardware was modified so that the sample clock of the ADC is created in the FPGA by a PLL from an external 100 MHz reference. With this technique, the measuring range of the counter could be extended to up to 500 MHz. Two different methods to extract the frequency information have been implemented.

The first method employs an all-digital-phase-locked-loop (ADPLL) [6-7], comparing the phases of the input signal and the output of a direct digital synthesizer (DDS) and feeding back the phase-difference to the DDS frequency tuning word via a loop filter. As the DDS phase in the locked state follows the phase of the input signal, the DDS tuning word represents the frequency of the input signal within the PLL tracking bandwidth. With this approach, the bandwidth can be adjusted to efficiently remove unwanted noise. However, there is a risk that the phase of the measurement signal will be lost (cycle-slip) due to rapid changes or amplitude collapses. Although this error can be detected under most relevant conditions, the absolute phase information cannot be restored.

The second method to determine the frequency and phase is based on the accumulated unwrapped phase between the digital signal and a fixed-frequency digital oscillator (NCO). A Hilbert transform of the input signal is implemented to obtain the full phase information.

Both methods were implemented in a way that multiple signal components can be distinguished in the digital signal. This is, for example, useful in frequency comb applications. By using configurable bandpass filters in the FPGA, it is possible to separate these (aliased) frequency components into several data streams and analyze them separately using the aforementioned methods. The implemented filters require a frequency spacing of ≥ 3 MHz between the components to be analyzed.

We will describe the implementation of this method in detail and present and compare the corresponding measurements.

References

- [1] G. Kramer and W. Klische, "Extra high precision digital phase recorder," in Proceedings of the 18th European Frequency and Time Forum, Guildford, UK (IET, 2004), pp. 595–602.
- [2] E. Rubiola, "On the measurement of frequency and of its sample variance with high-resolution counters," *RSI*, **76**, 054703 (2005)
- [3] S. T. Dawkins, J. J. McFerran and A. N. Luiten, "Considerations on the measurement of the stability of oscillators with frequency counters," *IEEE Trans. Ultrason. Ferroelectr. Freq. Control* **54**, 918-925 (2007)
- [4] Red Pitaya official website. <http://redpitaya.com>
- [5] A. C. Cárdenas-Olaya, E. Rubiola, J.-M. Friedt, P.-Y. Bourgeois, M. Ortolano, S. Micalizio and C. E. Calosso, "Noise characterization of analog to digital converters for amplitude and phase noise measurements," *Rev. Sci. Instrum.* **88**, 065108 (2017)
- [6] F. Brandonisio and M. P. Kennedy, "Noise-Shaping All-Digital Phase-Locked Loops," *Analog Circuits and Signal Processing*, Springer International Publishing, ISBN 978-3-319-03658-8 (2014)
- [7] J. E. Plevridis, J. C. Pliatsikas, C. S. Koukourlis and J. N. Sahalos, "An alternative method of precise frequency measurement by the aid of a DDS," *Electrical Engineering* **81**, 343-349 (1998)

This paper's copyright is held by the author(s). It is published in these proceedings and included in any archive such as IEEE Xplore under the license granted by the "Agreement Granting URSI and IEICE Rights Related to Publication of Scholarly Work."