A New 1Tbps Ethernet Streaming Data Interface Between FPGA and GPU Based Digital Signal Processing Systems for a Phased Array Feed

Daniel George*(1), John Tuthill(1), Andrew Brown(1), Chris Phillips(1), Ron Beresford(1), Mark Leach(1), Tasso Tzioumis(1), Mia Baquiran(1), Grant A. Hampson(1) and John D. Bunton(1)
(1) CSIRO Astronomy and Space Science, Radiophysics Laboratory, Marsfield, NSW 2122, Australia

1. Extended Abstract

In 2015 the Max Planck Institute for Radio Astronomy (MPIfR) contracted the Astronomy and Space Science Group at the Australian Commonwealth Scientific and Industrial Research Organisation (CSIRO) to produce an additional Phased Array Feed (PAF) receiver system, designed for the Australian Square Kilometre Array Pathfinder (ASKAP). The additional PAF system is for use on the Effelsberg 100m diameter single-dish radio telescope in the North Rhine-Westphalia region of Germany. ASKAP is a new 36-antenna aperture synthesis imaging radio telescope array being built by the CSIRO in a remote and radio quiet area of Western Australia [1]. ASKAP introduces a new approach in radio astronomy: the use of phased arrays at the focus of each dish antenna in the telescope array, rather than the conventional single feed element. The PAF permits multiple beams to be formed on the sky simultaneously at each antenna resulting in a dramatic increase in the instantaneous Field-of-View (FoV) of the telescope [2]. The beams can overlap, which allows continuous FoV to be formed. The large FoV advantages of the PAF system translate directly to the single-dish application, however one of the key architectural changes from ASKAP to the single-dish configuration for MPIfR was the replacement of the FPGA-based correlator hardware (used for synthesis imaging) with a commercial network switch and GPU-based digital signal processing back-end as shown in Figure 1.



Figure 1. End-to-end signal chain for the MPIfR PAF system.

To support this new architecture, the firmware of the ASKAP FPGA-based PAF digital beamformer was modified to provide real-time streaming of beam voltage data from the PAF in a new 10Gbps Ethernet format. This paper provides an overview of the MPIfR single-dish PAF system and focusses on the design of the FPGA-based 10GbE streaming data interface and a new Ethernet data format that transports PAF beam voltages to a GPU compute cluster via a commercial network switch. The Ethernet output interface implements a User Datagram Protocol (UDP) transmission model and we present a new, efficient Ethernet packet format with a structure designed specifically to cater for streaming the multidimensional data that comes with PAF receiver systems. The new format, termed CODIF (CSIRO Oversampled Data Interchange Format) is based on the VLBI Data Interchange Format (VDIF) [3], however it has been substantially modified and extended from this standard to allow for the transport of rich meta-data and to accommodate fractionally oversampled data streams that are becoming more common in radio astronomy signal processing systems. The Ethernet interface firmware has been designed with the flexibility to route each data stream through a commercial Ethernet switch to any GPU end point. The switch provides a flexible data cross-connect function, concentrating all bandwidth for a subset of beams to a given GPU end-point. The A total of 1728 data streams deliver thirty-six 336 MHz dual polarized beams at a total raw line rate of 915 Gbps to the GPU processing cluster with a granularity of 7MHz per stream.

2. References

1. DeBoer, D., et al., "Australian SKA Pathfinder: A High-Dynamic Range Wide-Field of View Survey Telescope," in Proc. IEEE, Vol. 97, No. **8**, 2009, pp. 1507 – 1521
2. Hotan, A. W. et al, "The Australian Square Kilometre Array Pathfinder: System Architecture and Specifications of the Boolardy Engineering Test Array," in Publications of the Astronomical Society of Australia, **31**, 2014, e041
3. VDIF Taskforce, *VLBI Data Interchange Format (VDIF) Specification*, http://www.vlbi.org/vdif/, 2009