A low noise and power consumption, high-gain LNA in 130 nm SiGe BiCMOS using transmission lines

M. Fanoro (1), S.S. Olokede (2), and S. Sinha (3)
(1) Department of Electrical & Electronic Engineering Science, Faculty of Engineering and the Built Environment, University of Johannesburg, Kingsway Campus, Auckland Park, Johannesburg, South Africa
(2) Department of Electrical & Electronic Engineering Technology, Faculty of Engineering and the Built Environment, University of Johannesburg, Doornfontein Campus, Beit Street, Johannesburg, South Africa
(3) Faculty of Engineering and the Built Environment, University of Johannesburg, Kingsway Campus, Auckland Park, Johannesburg, South Africa

Abstract

A two-stage low-noise amplifier (LNA), designed using GlobalFoundries’ 130 nm SiGe BiCMOS process technology for 56 – 64 GHz applications is presented in this paper. The LNA consists of two cascode stages, with inductive degeneration using short stub transmission lines with a quarter wavelength. The input matching and output matching adopt T-section matching to ensure optimal noise and input matching, while realizing high gain over the desired frequency using the interstage and output matching. The designed LNA uses 7.6 mW of dc power from a 1.5 V supply, while achieving 22.99 dB gain and a noise figure of 4.43 dB at 60 GHz. It is unconditionally stable and has a 3 dB bandwidth of 3.9 dB across the V-band.

1. Introduction

The millimeter wave (mm-wave) band has become a point of interest for industry and academia over the last decade. The opportunity to design numerous circuits that serve in different applications has made this particular frequency range indispensable. Short-range wireless communication (60 GHz), quick download, imaging and automotive radar (76 GHz), which enhance blind spot detection and collision avoidance, are among the few developments in this area. The unlicensed 60 GHz band that offers 7 GHz bandwidth has been used in the design of a low-noise amplifier (LNA) and power amplifier lately, employing process technologies such as complementary oxide metal semiconductor (CMOS), bipolar CMOS and III-V semiconductor elements.

At the mm-wave band, more LNA circuits are built using the multi-stage approach, as a single-stage design is inefficient in meeting the expected design trade-offs. The cascode topology fits well in realizing expected design goals [1]. This topology exhibits better stability and high reverse isolation because of the common-base transistor, improved bandwidth and high gain across the mm-wave frequency. As highlighted by [2], the output admittance of the cascode topology is quite low in comparison to the common-emitter topology because it has a low capacitive component.

The stub-matching technique, better associated with microstrip lines, offers more 3 dB bandwidth and a flat gain across the frequency of interest. Its manifestations are as series transmission line, open circuited stub or short-circuited stub. When incorporated in the design of an LNA a microstrip transmission line benefits from the lower capacitive component per unit length and offers a high impedance transmission line for reduced size matching networks [3], hence its application in the design of the LNA and its suitability for broadband design.

2. Description of Circuit

Fig. 1 shows the schematics of the LNA with the components used in the design. C1, C2, TL1, TL2 and TL3 are utilized to ensure the input matching network (IMN) of Q1 to the source impedance of 50 Ω. TL1, TL2 and TL3 are part of the T-section input matching, with TL4 playing an additional role in the DC biasing circuit. TL4 and TL5 are a degenerative component, made with a short-stub transmission line, which ensures that the optimum noise impedance is equal to the input impedance. IMN also ensures a good input reflection coefficient. C2 and C3 are used as the pad capacitance in the design. Capacitor C1 and C4 are used in the circuit preventing DC flow to the 50 Ω resistor and the collector of Q2. C3 and C6 are the decoupling capacitor terminated to the ground and connected to the bias circuit of the LNA along with TL5 and TL6, ensuring that the DC power supply is isolated from the RF signal of the LNA. C3 and C6 are made small.
in value, with sufficiently high self-resonant frequency while acting as a short-frequency to RF signal. The interstage matching consists of TL9, TL6, C5 and C6, aimed at boosting the forward gain, S21 and aiding the output matching network to have an excellent reflection coefficient and a circuit that is unconditionally stable. The output matching network consist of L2, TL11, C8 and C9. L2 is significant for controlling the peak resonating frequency and the peak gain value of the LNA, as it is either narrow down the S21 or ensures that it peaks at a lower frequency. TL10 controls the peak gain of the LNA increasing or decreasing at the same frequency. VCC, the collector current, is set at 1.5 V while VBB1 and VBB2 are set at 1.2 V and 0.85 V respectively for the biasing circuit.

The transistor, Q1, used in the input matching stage consists of a CBEBC layout, with an emitter finger, two base fingers and two collector fingers. The section of the transistor was based on balancing the trade-off between obtaining optimum noise performance or high-gain performance at the input matching network. In designing the input matching, the complex conjugate of optimum noise impedance, \(Z_{\text{OPT}}\), is equated to the input impedance, \(Z_{\text{IN}}\) of the LNA, where the normalized value of \(Z_{\text{OPT}}\) is 1.537 + j/0.0862. Similarly, the source impedance \(Z_{\text{S}}\) is equated to the source impedance, \(Z_{\text{S}}\) of 50 Ω.

An inductive degenerative emitter is designed by using a shunted stub of quarter-wave length while the T-section matching network along with the pad capacitance and the input capacitance is used to realize optimal input and noise matching. The shunted stub is about 80 degrees at 60 GHz. A quarter-wave length transmission line [4] is known for a high Q–factor and a means of reducing the noise figure in the LNA. The pad capacitance is of great advantage in the on-chip or off-chip design, since any matching characteristics of the IMN would not be altered even when the pad capacitance is disconnected [5]. The DC-blocking capacitor, C1 connected at the input of the IMN restrains DC from the 50 source resistance.

![Circuit schematic of the developed V-band LNA at 60 GHz.](image)

The matching of the interstage was established by equating the complex conjugate of the input impedance \((Z_{\text{IN}})^*\) to the output impedance, \(Z_{\text{OUT}}\). The IMN consists of a series DC-block capacitor, a parallel capacitance pad and T-section matching. The T-section consists of three transmission lines of quarter-wave length; the third is used as a component in the bias network. The bias network consists of a decoupling capacitor connected in parallel with a transmission line. The selection of C1 is such that it self-resonates at the operating frequency of 60 GHz. The bias circuit is supplied with a VBB2 of 0.85 V source, which is adequate for biasing Q1 at the base.

The output matching of the LNA is designed to yield maximum gain. Although the degenerative emitter is terminated with a short-circuited shunt stub, it is necessary to minimize the noise at the second stage, since the variation of \(V_{\text{BB}}\) in biasing the LNA differs slightly. An inductor is connected between the collector of Q1 and emitter of Q1 to ensure a broad bandwidth for the LNA. The collector voltage, \(V_{\text{CC}}\), is connected to Q2 and Q3 via the collector terminal with a voltage of 1.5 V to bias the base of Q2 and Q3.

3. Result and Discussion

The LNA was designed and simulated using 130 nm SiGe HBT BiCMOS GlobalFoundries’ technology process. Fig. 2 shows the simulated S-parameter plot of input return loss, \(S_{11}\) and output return loss, \(S_{22}\). \(S_{11}\) and \(S_{22}\) are better than 4 dB between 56.2 dB to 63 dB, while \(S_{22}\) is better than 4 dB between 59 dB and 62 dB. Improving the values of \(S_{11}\) and \(S_{22}\) would result in a situation where the gain increases, but with a smaller 3 dB bandwidth.

![Simulated S-parameter: \(S_{11}\) and \(S_{22}\) plot across the desired frequency band, resonating at 60 GHz.](image)
Table 1: 130 nm SiGe BiCMOS LNA PERFORMANCE COMPARISON WITH STATE-OF-THE-ART LNAs

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Topology</td>
<td>0.18 µm BiCMOS</td>
<td>90 nm CMOS</td>
<td>90 nm CMOS</td>
<td>SG 25H1 (IHP)</td>
<td>90 nm CMOS</td>
<td>130 nm BiCMOS</td>
</tr>
<tr>
<td>Gain (dB)</td>
<td>29.5</td>
<td>18.1</td>
<td>11.4</td>
<td>20</td>
<td>22</td>
<td>22.99</td>
</tr>
<tr>
<td>Power (mW)</td>
<td>11.7</td>
<td>32.6</td>
<td>14.1</td>
<td>7.3</td>
<td>13.5</td>
<td>7.6</td>
</tr>
<tr>
<td>Bandwidth (3 dB)</td>
<td>24</td>
<td>4.4</td>
<td>12.5</td>
<td>4¹</td>
<td>4¹</td>
<td>3.9</td>
</tr>
<tr>
<td>NF</td>
<td>6</td>
<td>6.3</td>
<td>3.88</td>
<td>6.0</td>
<td>3.7</td>
<td>4.43</td>
</tr>
</tbody>
</table>

1. Estimated Values

Fig. 3 shows a plot of the stability factor, $K$, $S_{21}$ and the noise factor of the LNA. The LNA is unconditionally stable across the frequency of interest, i.e. 56 – 64 GHz as the value of $K$ is above 5. 4.43 dB and 22.99 dB values of noise figure and gain were achieved for the LNA. The noise across the frequency of interest ranges from 5.26 to 7.00 dB, with the lowest attained at 60 GHz. Table 1 shows a comparison of the recently reported V-band LNA’s having a relatively wide bandwidth.

The figure of merit (FOM), which contains the central RF front-end LNA parameters such as gain, $S_{21}$, and $NF$ is the expected noise figure, $BW$ is the 3 dB bandwidth, and $P_D$, the dissipated power, is displayed in [1]:

$$FOM = \frac{Gain \times BW [GHz]}{(NF - 1) \times P_d [mW]} \quad [1]$$

Based on [1], the FOM of the designed LNA is 3.44 GHz/mW. The improvement of FOM can be achieved by increasing the bandwidth, especially the 3dB bandwidth.

4. Conclusion

A low NF, high-gain LNA across the V-band was presented using the 130 nm SiGe BiCMOS process technology. About 75 percent of the component utilized was a quarter-wave length transmission line, aimed at reducing parasitic capacitance at 60 GHz. The LNA was designed using a two-stage cascode topology with degenerative emitter to reduce the NF of the LNA. The LNA was biased at an optimal point to reduce the NF of the circuit significantly.

5. Acknowledgement

This work is supported by the National Research Foundation for providing Innovation Doctoral Scholarship for this research (Grant no: 101351).

6. References


